

# RAM Mapping 32×8 LCD Controller for I/O μC

#### **Features**

- Operating voltage: 2.7V~5.2V
- Built-in RC oscillator
- 1/4 bias, 1/8 duty, frame frequency is 64Hz
- Max. 32×8 patterns, 8 commons, 32 segments
- Built-in internal resistor type bias generator
- 3-wire serial interface
- 8 kinds of time base/WDT selection
- Time base or WDT overflow output
- Built-in LCD display RAM
- · R/W address auto increment

- Two selectable buzzer frequencies (2kHz/4kHz)
- Power down command reduces power consumption
- Software configuration feature
- Data mode and Command mode instructions
- Three data accessing modes
- VLCD pin to adjust LCD operating voltage
- Cascade application

## **General Description**

HT1622 is a peripheral device specially designed for I/O type  $\mu C$  used to expand the display capability. The max. display segment of the device are 256 patterns (32×8). It also supports serial interface, buzzer sound, watchdog timer or time base timer functions. The HT1622 is a memory mapping and multi-function LCD controller. The software configuration


feature of the HT1622 make it suitable for multiple LCD applications including LCD modules and display subsystems. Only three lines are required for the interface between the host controller and the HT1622. The HT162X series have many kinds of products that match various applications.

#### **Selection Table**


HT162X	HT1620	HT1621	HT1622	HT16220	HT1623	HT1625	HT1626	HT1627	HT16270
СОМ	4	4	8	8	8	8	16	16	16
SEG	32	32	32	32	48	64	48	64	64
Built-in Osc.		√	√		√	√	√	√	
Crystal Osc.	√	√		√	√	√	√		√



# **Block Diagram**




## **Pin Assignment**





# **Pad Assignment**



Chip size:  $149 \times 155 \text{ (mil)}^2$ 

<sup>\*</sup> The IC substrate should be connected to VDD in the PCB layout artwork.



Pad Coordinates Unit: mil

Pad No.	X	Y	Pad No.	X	Y
1	-68.43	71.78	28	48.15	-71.91
2	-68.43	59.46	29	54.78	-71.91
3	-68.43	52.83	30	69.32	-10.67
4	-69.19	39.14	31	69.32	-4.04
5	-69.36	23.89	32	69.32	2.59
6	-69.36	16.32	33	69.32	9.22
7	-69.36	9.69	34	69.32	15.85
8	-69.36	3.06	35	69.32	22.48
9	-69.36	-3.57	36	69.32	29.11
10	-69.36	-16.92	37	69.32	35.74
11	-69.36	-33.83	38	69.32	42.37
12	-69.36	-43.52	39	69.32	49.00
13	-69.36	-50.15	40	69.32	55.63
14	-69.36	-56.78	41	69.32	62.26
15	-69.36	-63.41	42	69.32	68.89
16	-69.36	-70.04	43	14.19	71.78
17	-39.23	-71.14	44	7.57	71.78
18	-32.60	-71.14	45	0.94	71.78
19	-20.19	-71.14	46	-5.70	71.78
20	-13.56	-71.14	47	-12.32	71.78
21	-1.15	-71.14	48	-18.95	71.78
22	5.48	-71.14	49	-25.58	71.78
23	15.00	-71.91	50	-32.22	71.78
24	21.63	-71.91	51	-38.85	71.78
25	28.26	-71.91	52	-45.47	71.78
26	34.89	-71.91	53	-52.10	71.78
27	41.52	-71.91	54	-58.74	71.78



# **Pad Description**

Pad No.	Pad Name	I/O	Description	
1	$\overline{ ext{CS}}$	I	Chip selection input with Pull-high resistor. When the $\overline{CS}$ is logic high, the data and command read from or written to the HT1622 are disabled. The serial interface circuit is also reset. But if $\overline{CS}$ is at logic low level and is input to the $\overline{CS}$ pad, the data and command transmission between the host controller and the HT1622 are all enabled.	
2	$\overline{ ext{RD}}$	I	READ clock input with Pull-high resistor. Data in the RAM of the HT1622 are clocked out on the rising edge of the $\overline{RD}$ signal. The clocked out data will appear on the data line. The host controller can use the next falling edge to latch the clocked out data.	
3	WR	I	WRITE clock input with Pull-high resistor. Data on the DATA line are latched into the HT1622 on the rising edge of the $\overline{WR}$ signal.	
4	DATA	I/O	Serial data input/output with Pull-high resistor	
5	VSS	_	Negative power supply, Ground	
6	OSCI	I	If the system clock comes from an external clock source, the external clock source should be connected to the OSCI pad.	
7	VDD	_	Positive power supply	
8	VLCD	I	LCD operating voltage input pad	
9	ĪRQ	О	Time base or watchdog timer overflow flag, NMOS open drain output	
10, 11	$BZ, \overline{BZ}$	О	2kHz or 4kHz tone frequency output pair	
12~14	T1~T3	I	Not connected	
15~22	COM0~COM7	0	LCD common outputs	
23~54	SEG0~SEG31	О	LCD segment outputs	

## **Absolute Maximum Ratings**

Supply Voltage0.3V to 5.5V	Storage Temperature50°C to 125°C
Input Voltage $V_{SS}$ -0.3V to $V_{DD}$ +0.3V	Operating Temperature25°C to 75°C

Note: These are stress ratings only. Stresses exceeding the range specified under Absolute Maximum Ratings may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.



# D.C. Characteristics

Ta=25°C

G 1.1	ъ.,		Test Conditions	3.51	Тур.	3.6	TT
Symbol	Parameter	$V_{DD}$	Conditions	Min.		Max.	Unit
$ m V_{DD}$	Operating Voltage	_	_	2.7	_	5.2	V
т	0 4: 0 4	3V	No load/LCD ON	_	80	210	μΑ
$I_{\mathrm{DD1}}$	Operating Current	5V	On-chip RC oscillator	_	135	415	μА
т	0 1: 0 1	3V	No load/LCD OFF	_	8	30	μΑ
$I_{\mathrm{DD2}}$	Operating Current	5V	On-chip RC oscillator	_	20	55	μΑ
т	Ct Il C	3V	No load	_	1	8	μΑ
$I_{STB}$	Standby Current	5V	Power down mode	_	2	16	μΑ
17	T., T	3V		0	_	0.6	V
$ m V_{IL}$	Input Low Voltage	5V	$\overline{\mathrm{DATA}}, \overline{\mathrm{WR}}, \overline{\mathrm{CS}}, \overline{\mathrm{RD}}$	0	_	1.0	V
17	T TT' 1 TT 1.	3V	DAMA WD GG DD	2.4	_	3	V
$V_{\mathrm{IH}}$	Input High Voltage	5V	$\overline{\mathrm{DATA}}, \overline{\mathrm{WR}}, \overline{\mathrm{CS}}, \overline{\mathrm{RD}}$	4.0		5	V
T	$BZ, \overline{BZ}, \overline{IRQ}$	3V	V <sub>OL</sub> =0.3V	0.9	1.8	_	mA
$I_{OL1}$		5V	$V_{\rm OL}$ =0.5 $V$	1.7	3	_	mA
T.,	D7 D7	3V	$V_{OH}$ =2.7V	-0.9	-1.8	_	mA
$I_{OH1}$	$\overline{BZ}$	5V	$V_{OH}$ =4.5 $V$	-1.7	-3	_	mA
I	DATA	3V	$V_{OL}$ =0.3V	200	450	_	μΑ
$I_{OL1}$	DATA	5V	$V_{OL}$ =0.5 $V$	250	500	_	μΑ
T	DATA	3V	$V_{OH}$ =2.7 $V$	-200	-450	_	μΑ
$I_{OH1}$	DATA	5V	$V_{OH}$ =4.5 $V$	-250	-500	_	μΑ
$I_{OL2}$	LCD Common Sink Current	3V	$V_{OL}$ =0.3V	15	40	_	μΑ
TOL2	LCD Common Sink Current	5V	$V_{OL}$ =0.5 $V$	100	200	_	μΑ
Lorra	LCD Common Source Current	3V	$V_{OH}$ =2.7V	-15	-30		μΑ
$I_{ m OH2}$	LCD Common Source Current	5V	V <sub>OH</sub> =4.5V	-45	-90	_	μΑ
$I_{OL3}$	LCD Segment Sink Current	3V	$V_{\rm OL}$ =0.3 $V$	15	30		μΑ
+OL3	LOD beginent blick current	5V	$V_{\rm OL}$ =0.5 $V$	70	150	_	μA
$I_{OH3}$	LCD Segment Source Current	3V	$V_{\rm OH}$ =2.7 $V$	-6	-13	_	μA
+OH3	Lob beginein bource ourrent	5V	$V_{OH}$ =4.5 $V$	-20	-40	_	μΑ
$ m R_{PH}$	Pull high Pogistor	3V	DATA, $\overline{\mathrm{WR}}$ , $\overline{\mathrm{CS}}$ , $\overline{\mathrm{RD}}$	100	200	300	kΩ
± <b>v</b> PH	Pull-high Resistor	5V	DATA, WIN, CO, RD	50	100	150	kΩ



# A.C. Characteristics

Ta=25°C

G1 1	<b>D</b> (		<b>Test Conditions</b>	Min.	m	<b>N</b> /F	TT
Symbol	Parameter	$\mathbf{V_{DD}}$	OD Conditions		Тур.	Max.	Unit
$f_{\mathrm{SYS1}}$	System Clock	3V	On-chip RC oscillator	22	32	40	kHz
		5V		24	32	40	kHz
c		3V		_	32	_	kHz
$f_{\mathrm{SYS2}}$	System Clock	5V	External clock source	_	32	_	kHz
r			O 1: DO :11 4	44	64	80	Hz
$f_{LCD1}$	LCD Frame Frequency	5V	On-chip RC oscillator	48	64	80	Hz
c	LODE		T. ( ) ) )	_	64	_	
$ m f_{LCD2}$	LCD Frame Frequency	5V	External clock source	_	64	_	
$t_{\rm COM}$	LCD Common Period		n: Number of COM	_	n/f <sub>LCD</sub>	_	sec
r	G : ID + GL I (WD : )	3V	D 1 500	_	_	150	kHz
$f_{CLK1}$	Serial Data Clock (WR pin)	5V	Duty cycle 50%	_	_	300	kHz
r		3V	D . 1 700	_	_	75	kHz
$ m f_{CLK2}$	Serial Data Clock (RD pin)	5V	Duty cycle 50%	_	_	150	kHz
$t_{CS}$	Serial Interface Reset Pulse Width (Figure 3)	_	CS	_	250	_	ns
		3V 5V	Write mode	3.34	_	_	
4	$\overline{\mathrm{WR}}, \overline{\mathrm{RD}}$ Input Pulse Width (Figure 1)		Read mode	6.67	_	_	μs
$ m t_{CLK}$			Write mode	1.67	_	_	
			Read mode	3.34	_	_	μs
+ +-	Rise/Fall Time Serial Data	3V			100		
$t_r, t_f$	Clock Width (Figure 1)	5V	_	—	120	_	ns
+	Setup Time for DATA to $\overline{WR}$ ,	3V			190		<b>.</b>
$ m t_{su}$	RD Clock Width (Figure 2)	5V	_	_	120	_	ns
t,	Hold Time for DATA to WR,	3V			120		<b>1</b> 0.0
$\mathrm{t_{h}}$	RD, Clock Width (Figure 2)	5V	_		120		ns
t ,	Setup Time for $\overline{\text{CS}}$ to $\overline{\text{WR}}$ , $\overline{\text{RD}}$	3V			100		ns
$ m t_{su1}$	Clock Width (Figure 3)	5V	_		100		115
ta. 1	Hold Time for $\overline{\text{CS}}$ to $\overline{\text{WR}}$ , $\overline{\text{RD}}$	3V	_		100		ns
$t_{h1}$	Clock Width (Figure 3)	5V	_		100	_	115







Figure 1






Figure 3


## **Functional Description**

#### Display memory - RAM structure

The static display RAM is organized into  $64\times4$  bits and stores the display data. The contents of the RAM are directly mapped to the contents of the LCD driver. Data in the RAM can be accessed by the READ, WRITE and READ-MODIFY-WRITE commands. The following is a mapping from the RAM to the LCD patterns.


#### Time base and watchdog timer (WDT)

The time base generator and WDT share the same divided (/256) counter. TIMER DIS/EN/CLR, WDT DIS/EN/CLR and  $\overline{IRQ}$  EN/DIS are independent from each other. Once the WDT time-out occurs, the  $\overline{IRQ}$  pin will remain at logic low level until the CLR WDT or the  $\overline{IRQ}$  DIS command is issued.



(D3. D2. D1. D0) RAM mapping





Timer and WDT configurations

If an external clock is selected as the source of system frequency, the SYS DIS command turns out invalid and the power down mode fails to be carried out until the external clock source is removed.

## **Buzzer tone output**

A simple tone generator is implemented in the HT1622. The tone generator can output a pair of differential driving signals on the BZ and  $\overline{BZ}$  which are used to generate a single tone.

#### **Command format**

The HT1622 can be configured by the software setting. There are two mode commands to configure the HT1622 resource and to transfer the LCD display data.

The following are the data mode ID and the command mode ID:


Operation	Mode	ID
READ	Data	110
WRITE	Data	101
READ-MODIFY-WRITE	Data	101
COMMAND	Command	100

If successive commands have been issued, the command mode ID can be omitted. While the system is operating in a non-successive command or a non-successive address data mode, the  $\overline{CS}$  pin should be set to "1" and the previous operation mode will be reset also. The  $\overline{CS}$  pin returns to "0", a new operation mode ID should be issued first.

Name	<b>Command Code</b>	Function
TONE OFF	0000-1000-X	Turn-off tone output
TONE 4K	010X-XXXX-X	Turn-on tone output, tone frequency is 4kHz
TONE 2K	0110-XXXX-X	Turn-on tone output, tone frequency is 2kHz



## **Timing Diagrams**





# WRITE mode (command code : 1 0 1) WR DATA 1 0 1 A5 A4 A3 A2 A1 A0 D0 D1 D2 D3 Memory Address 1 (MA1)Data (MA1) WR WR DATA 1 0 1 A5 A4 A3 A2 A1 A0 D0 D1 D2 D3 DATA 1 0 1 A5 A4 A3 A2 A1 A0 D0 D1 D2 D3 D


11

Memory Address (MA) Data (MA)


Data (MA+1) Data (MA+2) Data (MA+3)



## READ-MODIFY-WRITE mode (command code: 101)




## **EAD-MODIFY-WRITE** mode (successive address accessing)






## Command mode (command code: 100)




## Mode (data and command mode)





# **Application Circuits**



\*Notes: The connection of  $\overline{IRQ}$  and  $\overline{RD}$  pin can be selected depending on the requirement of the  $\mu C.$ 

The voltage applied to  $V_{LCD}\ \mbox{pin}$  must be lower than  $V_{DD}.$ 

Adjust VR to fit LCD display, at V\_DD=5V, V\_LCD=4V, VR=15k $\Omega\pm20\%.$ 

Adjust R (external pull-high resistance) to fit user  $\,s$  time base clock.



# **Command Summary**

Name	ID	Command Code	D/C	Function	Def
READ	110	A5A4A3A2A1A0D0D1D2D3	D	Read data from the RAM	
WRITE	101	A5A4A3A2A1A0D0D1D2D3	D	Write data to the RAM	
READ- MODIFY- WRITE	101	A5A4A3A2A1A0D0D1D2D3	D	Read and Write data to the RAM	
SYS DIS	100	0000-0000-X	C Turn off both system oscillator and LCD bias generator		Yes
SYS EN	100	0000-0001-X	С	Turn on system oscillator	
LCD OFF	100	0000-0010-X	С	Turn off LCD display	Yes
LCD ON	100	0000-0011-X	С	Turn on LCD display	
TIMER DIS	100	0000-0100-X	С	Disable time base output	Yes
WDT DIS	100	0000-0101-X	C	Disable WDT time-out flag output	Yes
TIMER EN	100	0000-0110-X	С	Enable time base output	
WDT EN	100	0000-0111-X	С	Enable WDT time-out flag output	
TONE OFF	100	0000-1000-X	С	Turn off tone outputs	Yes
CLR TIMER	1 0 0	0000-1101-X	С	Clear the contents of the time base generator	
CLR WDT	100	0000-1111-X	С	Clear the contents of WDT stage	
RC 32K	1 0 0	0001-10XX-X	С	System clock source, on-chip RC oscillator	Yes
EXT 32K	100	0001-11XX-X	С	System clock source, external clock source	
TONE 4K	100	010X-XXXX-X	С	Tone frequency output: 4kHz	
TONE 2K	100	0110-XXXX-X	С	Tone frequency output: 2kHz	
IRQ DIS	100	100X-0XXX-X	С	Disable IRQ output	Yes
ĪRQ EN	100	100X-1XXX-X	С	Enable $\overline{ m IRQ}$ output	
F1	100	101X-0000-X	С	Time base clock output: 1Hz The WDT time-out flag after: 4s	
F2	1 0 0	101X-0001-X	С	Time base clock output: 2Hz The WDT time-out flag after: 2s	
F4	100	101X-0010-X	С	Time base clock output: 4Hz The WDT time-out flag after: 1s	
F8	1 0 0	101X-0011-X	С	Time base clock output: 8Hz The WDT time-out flag after: 1/2 s	



Name	ID	Command Code		Function	Def.
F16	100	101X-0100-X	C	Time base clock output: 16Hz The WDT time-out flag after: 1/4 s	
F32	100	101X-0101-X	C	Time base clock output: 32Hz The WDT time-out flag after: 1/8 s	
F64	100	101X-0110-X	C	Time base clock output: 64Hz The WDT time-out flag after: 1/16 s	
F128	100	101X-0111-X	C	Time base clock output: 128Hz The WDT time-out flag after: 1/32 s	Yes
TEST	100	1110-0000-X	С	Test mode, user don t use.	
NORMAL	100	1110-0011-X	С	Normal mode	Yes

Notes: X:Don t care

A5~A0 : RAM address D3~D0 : RAM data

D/C : Data/Command mode
Def. : Power on reset default

All the bold forms, namely 1 1 0, 1 0 1, and 1 0 0, are mode commands. Of these, 1 0 0 indicates the command mode ID. If successive commands have been issued, the command mode ID except for the first command will be omitted. The source of the tone frequency and of the time base/WDT clock frequency can be derived from an on-chip 32kHz RC oscillator or an external 32kHz clock. Calculation of the frequency is based on the system frequency sources as stated above. It is recommended that the host controller should initialize the HT1622 after power on reset, for power on reset may fail, which in turn leads to the malfunctioning of the HT1622.



#### Holtek Semiconductor Inc. (Headquarters)

No.3 Creation Rd. II, Science-based Industrial Park, Hsinchu, Taiwan, R.O.C.

Tel: 886-3-563-1999 Fax: 886-3-563-1189

#### Holtek Semiconductor Inc. (Taipei Office)

5F, No.576, Sec.7 Chung Hsiao E. Rd., Taipei, Taiwan, R.O.C.

Tel: 886-2-2782-9635 Fax: 886-2-2782-9636

 $Fax: 886 \hbox{-} 2 \hbox{-} 2782 \hbox{-} 7128 \ (International sales hotline})$ 

#### Holtek Microelectronics Enterprises Ltd.

RM.711, Tower 2, Cheung Sha Wan Plaza, 833 Cheung Sha Wan Rd., Kowloon, Hong Kong

Tel: 852-2-745-8288 Fax: 852-2-742-8657

## Copyright @ 1999 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.